View ICS1523_3663122.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mds 1523 y 1 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com video clock synthesizer with i 2 c programmable delay ICS1523 features ? low jitter ? wide input frequency range ? 15.734 khz to 100 mhz ? pecl differential outputs ? up to 250 mhz ? sstl_3 single-ended clock outputs ? up to 150 mhz ? dynamic phase adjust (dpa) for all outputs ? i 2 c controlled phase adjustment ? full clock cycle down to 1/64 of a clock ? double-buffered control registers ? external or internal loop filter selection ? coast input can disable charge pump ? 3.3 vdd ? 5 volt tolerant inputs ? industry standard i 2 c-bus programming interface ? pll lock detection via i 2 c or lock/ref output pin ? 24-pin 300-mil soic package ? available in pb-free packaging applications ? frequency synthesis ? lcd monitors, video projectors and plasma displays ? genlocking multiple video subsystems pin configuration 24-pin soic general description the ICS1523 is a low-cost, high-performance frequency generator. it is well suited to general purpose phase controlled clock synthesis as well as line-locked and genlocked high-resolution video applications. using ics? s advanced low-voltage cmos mixed-mode technolo gy, the ICS1523 is an effective phase controlled clock synthesizer and also supports video projectors and displays at resolutions from vga to beyond uxga. the ICS1523 offers clock outputs in both differential (to 250 mhz) and single-ended (to 150 mhz) formats. dynamic phase adjust (dpa) allows i 2 c? control of the output clock?s phase relative to the input sync signal. a second, half speed set of outputs that can be separately enabled allows such applications as clocking analog-to-digital converters. the func pin provides either the regenerated input from the phase-locked loop (pll) divider chain output, or the input hsync after being sharpened by the schmitt trigger. both signals are then delayed by the dpa. the advanced pll uses either its internal programmable feedback divider or an external divider. either the internal or external loop filters is software selectable. the coast input pin disables the pll?s charge pump, causing the device to idle at the current speed for short periods of time, such as vertical blanking intervals. the device is programmed by a standard i 2 c-bus serial interface and is available in a 24-pin, wide small-outline inte grated circuit (soic) package. ICS1523 functional diagram osc external loop filter (optional) clk/2 func clk i c i/f 2 hsync
video clock synthesizer with i 2 c programmable delay mds 1523 y 2 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 1 operational description 1.1 naming conventions 0xy = register index y(hex) 0xy:z = register index y(hex), bit z 0xy:z~q = register index y(hex), bit z to q 1.2 overview the ICS1523 is a general pu rpose, high-performance, i2c programmable clock generator. it also addresses stringent graphics system line-locked and genlocked applications and provides the clock signals required by high-performance analog-to-digital converters. included are a phase-locked loop (pll) with an over 500mhz voltage controlled os cillator (vco), a dynamic phase adjust to provide (dpa) output clocks with a programmable phase delay with respect to the input hsync. this delay occurs on all pll outputs including the differential (pecl) and single-ended (sstl_3) high-speed clock outputs and the func output. the ICS1523 has the ability to operate in line-locked mode with the hsync input or in frequency synthesis mode with the osc input with a 7 bit input divider. see section 6, ?osc divider and ref? 1.3 phase-locked loop (pll) the phase-locked loop has a very wide input frequency range (8 khz to 100 mhz). not only is the ICS1523 an excellent, general purpose clock synthesizer, but it is also capable of line-locked operation. figure 1-1 pll functional blocks 1.4 voltage controlled oscillator (vco) the heart of the ICS1523 is a vco. the vcos speed is controlled by the voltage on the loop filter circuit. this voltage is controlled by the charge pump (cp) and will be further described later in this section. 1.5 charge pump (cp) and coast input the cpen bit and coast input pin can enable and disable the charge pump as needed. see register 0:7-6. this is for maintaining the correct speed clock outputs in the absence of reliable hsync inputs and is useful for skipping vertical blanking intervals. these intervals can have double frequency serration pulses or even be missing hsync pulses completely. the charge pump is asynchronously disabled and synchronously re-enabled on the second input hsync after the disable signal goes invalid. 1.6 vco divider (vcod) the vcos clock output is first passed through the vco divider (vcod). the vcod a llows the vco to operate at higher speeds than the required output clock. the vcod has no effect on the speed of the output clocks, but it increases the vco fr equency, thereby reducing jitter and allowing vco operation between 100 to 500
video clock synthesizer with i 2 c programmable delay mds 1523 y 3 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 mhz even if a low output frequency is required.the output of the vcod is the full speed output frequency seen on the clk pins. 1.7 dynamic phase adjust (dpa) the vcod output clock is then sent through the dpa for phase adjustment relative to the input hsync as well as the 12-bit internal feedback divider. an external divider may alternat ely be used and it?s output must be input on the extfb pin. the feedback divider controls how many clocks ar e seen during every cycle of the input reference. the dpa allows a programmable delay between the input hsync to the clock and func outputs, relative to the input hsync signal on a sub-pixel basis. a delay of up to one clock period is programmable: see note 6 in section 5, ?register set details? for more information. 1.8 feedback divider (fd) and func the 12-bit fd controls how many clocks are seen between successive hsyncs. the number of clocks per hsync is fb + 8 the fd output is a 4 clk wide, active high signal called func. the func signal is aligned with the output clocks via the dpa and is intended to be used by the system as a replacement for the hsync input, which is of in-determinate quality and is not aligned with the output clocks. alternately, the post schmitt-trigger hsync signal can also be dpa delayed and then output on the func pin. see 0x0:5. 1.9 phase frequency detector (pfd) the pfd compares the func signal to the selected input described below and controls the filter voltage by enabling and disabling the charge pump. the charge pump has programmable curr ent drive and will source and sink current as appropriate to keep the input and the func output aligned. 1.10 hsync and ref inputs one of the pfds two possible inputs is hsync (pin 7). hsync is conditioned by a high-performance schmitt-trigger. this preconditioned hsync signal, called ref, is provided as a reference signal with a short transition time. ref can be output on pin 14. 1.11 osc input the high-frequency osc input pin, has a 7-bit user programmable divider. osc can also be selected as the loop input, allowing the loop to operate from any appropriate, single-ended source, typically a crystal oscillator. 1.12 func output either the conditioned hsync input or the loop output (recovered hsync) is availa ble at the func pin, and is aligned with the output clocks. 1.13 logic inputs the ICS1523 uses low-voltage ttl (lvttl) inputs that are 5 volt tolerant such as most vesa compliant hsync and vsync signals. 1.14 output drivers the ICS1523 also has sstl_3 (eia/jesd8-8) and low-voltage pecl (positive ecl) outputs, operating off the 3.3 v supply voltage. the sstl_3 and differential pecl output drivers drive resistive terminations or transmission lines. at lower clock frequencies, the sstl_3 outputs can be operated unterminated. see section 9, ?output termination? 1.15 power-on reset detection (por) the ICS1523 has automatic po r circuitry, meaning it resets itself if the supply voltage drops below a threshold values of approximately 1.8 v. no external connection to a reset signal is required. 1.16 i 2 c bus serial interface the ICS1523 uses a 5 v tolerant, industry-standard i 2 c-bus serial interface that runs at either low speed (100 khz) or high speed (400 khz). the interface uses 12 indexed registers: one write-only, eight read/write, and three read-only registers. two ICS1523 devices can be addressed according to the state of the i2cadr pin. when this pin is low the read address is 4dh and the write address is 4ch. when the pin is high, the read address is 4fh and the write address is 4eh. see section 11, ?programming? .
video clock synthesizer with i 2 c programmable delay mds 1523 y 4 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 2 pin descriptions note 1: these lvttl inputs are 5 v-tolerant. note 2: connect to ground if unused. pin no. pin name type description comments notes 1 vddd power digital supply 3.3 v to digital sections 2 vssd power digital ground 3 sda in/out serial data i 2 c-bus data 1 4 scl in serial clock i 2 c-bus clock 1 5 coast in charge pump enable enables\disables the charge pump 1 6 extfb in external feedback in external feedback divider input 1 7 hsync in horizontal sync clock input to pll 1 8 extfil in external filter external loop filter 9 xfilret in external filter return external loop filter return 10 vdda power analog supply 3.3 v for analog circuitry 11 vssa power analog ground ground for analog circuitry 12 osc in oscillator input from oscillator or other high frequency input 1 & 2 13 i 2 cadr in i 2 c address chip i 2 c address select low = 4dh read, 4ch write high = 4fh read, 4eh write 14 lock/ref sstl _ 3 out lock / reference ref (schmitt conditioned hsync) or pll lock output 15 func sstl _ 3 out function output output selectable between a 4 clock wide, active high hsync-like output, and a schmitt-trigger filtered hsync 16 clk/2 sstl _ 3 out pixel clock/2 output output driver for half speed clock 17 clk sstl _ 3 out pixel clock output output driver for full speed clock 18 vddq power output driver supply 3.3 v to output drivers 19 vssq power output driver ground ground for output drivers 20 clk? od out pixel clock outputs pecl driver for full-speed clock 21 clk+ 22 clk/2? od out pixel clock/2 outputs pec l driver for half-speed clock 23 clk/2+ 24 iref in reference current reference current for pecl outputs
video clock synthesizer with i 2 c programmable delay mds 1523 y 5 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 3 functional block diagram (x) denotes pin number
video clock synthesizer with i 2 c programmable delay mds 1523 y 6 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 4 register set summary note 1: double-buffered register. working registers are loaded during software pll reset. see 0x8. note 2: double-buffered register. working registers are loaded during software dpa reset. see 0x8. notes 3~8: see section 5, ?register set details? reg. index name access bit name bit # reset value description note 0x0 input control r / w cpen 0 1 charge pump enable 0=external enable via coast pin, 1=always enabled 3 cp_pol 1 0 coast pin charge pump enable polarity 0=active high, 1=active low 3 ref_pol 2 0 external reference polarity 0=positive edge, 1=negative edge fbk_pol 3 0 external feedback polarity 0=positive edge, 1=negative edge fbk_sel 4 0 external feedback select 0=internal feedback, 1=external func_sel 5 0 func pin output select (dpa delayed) 0=recovered hsync, 1=input hsync enpls 6 1 enable pll lock/ref status output 0=disable 1=enable 4 enref 7 0 1=enable ref to lock/ref output 4 0x1 loop control r / w icp0-2 0-2 0 icp (charge pump current) bit 2,1,0=(000 =1 ua, 001 = 2 ua, 010 = 4 ua, 011 = 8 ua, 100 = 16 ua, 101 = 32 ua, 110 = 64 ua, 111 = 128 ua 1, 6 reserved 3 0 reserved vcod0-1 4-5 0 vco divider bit 5,4 =(00 = 2, 01=4, 10=8, 11=16) 1, 7 reserved 6-7 0 reserved 0x2 fdbk div 0 r / w fbd0-7 0-7 ff feedback divider lsbs (bit 7, 6, 5, 4, 3, 2, 1, 0) actual # of clocks = programmed value + 8 1 0x3 fdbk div 1 r / w fbd8-11 0-3 f feedback divider msbs (bit 11, 10, 9, 8) 1 reserved 4-7 0 reserved 0x4 dpa offset r / w dpa_os0-5 0-5 0 dynamic phase aligner offset bit 5, 4, 3, 2, 1, 0 = (must be < total # of dpa elements) 8 reserved 6 0 reserved fil_sel 7 0 loop filter select (0=external, 1=internal) 6 0x5 dpa control r / w dpa_res0-1 0-1 3 dpa resolution, total # of delay elements bit 1, 0 = (00 = 16, 01 = 32, 10 = reserved, 11 = 64) 2, 8 metal_rev 2-7 0 metal mask revision number
video clock synthesizer with i 2 c programmable delay mds 1523 y 7 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 4.1 register set summary (continued) reg. index name access bit name bit # reset value description notes 0x6 output enables r / w oe_pck 0 0 output enable for pecl clk (pins 20, 21) 0=high z, 1=enabled oe_tck 1 0 output enable for sttl_3 clk (pin 17) 0=high z, 1=enabled oe_p2 2 0 output enable for pecl clk/2 (pins 22, 23) 0=high z, 1=enabled oe_t2 3 0 output enable for sttl_3 clk/2 (pin 16) 0=high z, 1=enabled) oe_f 4 0 output enable for sttl_3 func output (pin15) 0=high z, 1=enabled ck2_inv 5 0 clk/2 invert (0=not inverted, 1= inverted) out_scl 6-7 0 clk scaler (pin 17) bit 7, 6 = (00 = 1, 01 = 2, 10 = 4, 11 = 8) see section 5, ?register set details? 0x7 osc_div r / w osc_div 0-6 0-6 0 osc divider modulus see section 6, ?osc divider and ref? in-sel 7 1 input select 0=hsync input, 1=osc divider 0x8 reset write dpa 0-3 x writing xah resets dpa and loads working 0x5 pll 4-7 x writing 5xh resets p ll and loads working 0x1- 0x3 0x10 chip ver read chip ver 0-7 17 chip version 23 dec (17h) as in 1523 0x11 chip rev read chip rev 0-7 01 initial value 01h. value increments with each all-layer change. 0x12 rd_reg read reserved 0 n/a reserved pll_lock 1 n/a pll lock status 0=unlocked, 1=locked reserved 2-7 0 reserved
video clock synthesizer with i 2 c programmable delay mds 1523 y 8 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 5 register set details register conventions 0xy:z = register index y(hex), bit z 0xy:z~q = register index y(hex), bit z to q note 3- coast - charge pump enable/disable the coast input can be used to disable the charge pump during the vertical blanking interval if the input hsync input changes frequency during this time. the charge pump is asynchronously disabled and synchronously re-enabled on the second input hsync after the disable signal goes invalid. this pin can be connected to vsync or pulled to either rail if unused. note 4 - lock/ref function note 5- clk output divider sstl_3 clk freq. = output freq. / clk divider note 6 - icp - charge pump current increasing the charge pump current makes the loop respond faster, raising the loop bandwidth. the typical value when using the intern al loop filter is 011. note 7 - vco divider this is used to keep the vco running at faster speeds even when the output frequency is low. vco speed = output frequency * vco scaler note 8 - dpa offset ranges using the dpa above 160 mhz is not recommended. set dpa_os = 0 for speeds in excess of 160 mhz to bypass the dpa. cp_pol cpen 0x0:1~0 charge pump enabled if... 0 0 coast (pin 5) = 1 x 1 always enabled (default) 1 0 coast (pin 5) = 0 enpls - in_sel 0x0 bit 7~6 0x7bit 7 lock/ref output 0 0 - 0 0 1 - pll locked = 1 else 0 1 0 - reserved 1 1 0 post schmitt trigger hsync (pin 7) xor ref_pol (0x0:2) 1 1 1 f osc / (osc _div +2) 0x6 bit 7,6 clk divider 0 0 1 (default) 0 1 2 1 0 4 1 1 8 0x1 bit 2~0 charge pump current ( a) 0 0 0 1 0 0 1 2 0 1 0 4 0 1 1 8 (typical internal filter value) 1 0 0 16 1 0 1 32 1 1 0 64 1 1 1 reserved 0x1:bit 5,4 vco divider 0 0 2 (default) 0 1 4 1 0 8 1 1 16 0x5 bit 1-0 # of dpa delay elements (d) 0x4 bit 5-0 max. (h) clock range (mhz) min max 0 0 16 0f 48 160 0 1 32 1f 24 80 1 0 reserved 1 1 64 3f 12 40
video clock synthesizer with i 2 c programmable delay mds 1523 y 9 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 the dpa resolution select register (0x5:0~1) is double-buffered. working registers are loaded only after a dpa software reset (0x8=xa) for more details, see figure 11.2 section 6 osc divider and ref the ICS1523 accepts a single-ended clock on pin 12, the osc input. the period of this input signal becomes the high time of the ref signal and the low time is controlled by 0x7:0~6. the resulting ref signal can be used as an input to the pll?s phase detector to allow the ICS1523 to synthesize frequencies without an hsync input when 0x7:7=1. this ref signal may also be output on the lock/ref pin (14) when 0x0:6-7 = 11 table 6-1 ref functionality section 7 loop filter the ICS1523 contains an internal loop filter, but also supports the use of an exter nal loop filter configured as in figure 7-1 . selection between these two filters is controlled by 0x4:7. the extern al filter is selected when 4:7=0 ; internal filter is selected with a 1 . figure 7-1 external loop filter while the internal loop f ilter works well for most applications, ics still recomm ends the implementation of an external filter network on all designs. implementing the external loop filter gives the system engineer flexibility to add exter nal filter functionality if without having to alter the pcb. 7.1 external filter recommendations ics recommends the following as a general purpose external loop filter: cs = 3300 pf rs = 6.8 k ? cp = 33 pf special considerations must be made in selecting loop capacitors c s and c p . these recommendations can be found at: http://www.icst.com/app notes/loopfilter.pdf section 8 pll parameter settings settings for all standa rd vesa video modes are provided by ics as a starting point for the systems engineer. these files are in human readable text files (*.ics files) and come bundled within the ICS1523 register editor tool. this tool directly drives the ICS1523eb evaluation board and can be downloaded from: http://www.icst.com/icscs/partsummary.aspx?id=d28d be26-195c-46a4-8ac7-fc756463febf&name=ICS1523& mode=short parameter value ref frequency (input osc frequency) * [(0x7: 6~0) + 2] ref high time input osc period ref low time [(0x7: 6~0) + 1] * input osc period minimum osc divider 3 (0x7:6~0 = 000001) maximum osc divider 129 (0x7:6~0 = 111111) reserved osc divider 0 (0x7:6~0 = 000000) pin 8 pin 9 cs cp rs
video clock synthesizer with i 2 c programmable delay mds 1523 y 10 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 9 output termination 9.1 pecl description the ICS1523 pecl outputs consist of open-drain, current-source, pull-down transistors. an external resistor network permits co mplete flexibility of logic levels and source impedance. this section describes the design procedure to select the resistor values and the pull-down current for these devices. 9.2 pecl output structure the output stage and exte rnal circuitry are shown below in figure 9-1 . the output devices are open-drain pull-downs. the two output transistors switch differentially, steering the current source (programmable via rset) from one output to the other. figure 9-1 pecl termination network for the high logic level, the output transistor is off, so the logic level is set by the ratio of r1 and r2 and the voltage vaa. generally, vaa will be equal to vdd. for logic low, the pull-down transistor tu rns on, pulling the output voltage down to the low logic level. decoupling capacitor c1 should be a 0.01f high-frequency ceramic unit, and all power pins on the ICS1523 should also be decoupled with similar capacitors. 9.3 pecl design assumptions all referenced voltages in this application note are positive and referenced to the gnd pin of the chip. however, negative logic levels can be generated by level shifting, i.e. connecting the vdd pin of the device to system ground and the gnd pin to a negative voltage. all logic levels must be be tween gnd and the lesser of vaa and vdd. then, nodal equations are written, with resistances transformed into conductances. rset ICS1523 r b clk+ (pin 21) destination device or clk/2+ (pin 23) clk? (pin 20) or clk/2? (pin 22) iref (pin 24) v dd i pecl v cc r a r b r a 0.1 f 0.1 f i pecl * * * coaxial cable, microstrip , or stripline, with z 0 = r l . typically, coaxial cable, microstrip, or strip line is not required if the distance from the ICS1523 to the pecl load is short (that is, < 3 cm). c 1
video clock synthesizer with i 2 c programmable delay mds 1523 y 11 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 9.4 pecl example determine v ol and v oh for target device, as follows (see also figure 9-1 ): 1. choose z o 2. ra = (vcc * z o ) / voh 3. rb = (z o * ra) / (ra - z o ) 4. rset=(16.661e-3 -(vcc/ra)+(vol/ra)+(vol/rb)) 2.4e-6 for more detailed equations regarding pecl termination, please see the following application note on the ics web site at: http://www.icst.com/appnotes/man09.pdf section 10 sstl_3 outputs the ICS1523 incorporates sstl_3 outputs on func (pin 15), clk/2 (pin 16), and clk (pin 17). 10.1 unterminated outputs in the ICS1523, unterminated sstl_3 output pins display exponential transitions similar to those of rectangular pulses presented to rc loads. the 10 to 90% rise time is typically 1.6 ns, and the corresponding fall time is typically 700 ps. this asymmetry and external capacitive loading contribute to duty cycle distortion at higher output frequencies. typically, no termination is required for either the lock/ref, func, and clk/2 outputs. t he clk output works up to approximately 135 mhz, and normally requires no termination. 10.2 terminated outputs sstl_3 outputs are intended to be terminated into low impedances to reduce the effect of external circuit capacitance. use of transmission line techniques enables use of longer traces between source and driver without increasing ri nging due to reflections. where external capacitance is minimal and substantial voltage swing is required to meet lvttl v ih and v ol requirements, the intrinsic rise and fall times of ICS1523 sstl_3 outputs are only slightly improved by termination in a low impedance. figure 10-1 sstl_3 outputs the ICS1523s sstl_3 output source impedance is typically less than 60 ? . termination impedance of 100 ? reduces output swing by less than 30% which is more than enough to drive a single lvttl load. 10.3 using sstl_3 outputs with cmos or lvttl inputs per eia/jesd8-8, sstl_3 outputs are intended to provide a moderate voltage swing across a low-impedance load at the end of a transmission line. however, if an sstl_3 output is connected directly to a destination lvttl-compatible input, it can provide nearly rail-to-rail swings (from 0 to 3.3 v). the equivalent source impedance of these outputs is typically 30 to 50 ? . the func and lock/ref signals are both at the input h sync frequency rate. as a result, if these signals are directly connected to a destination lvttl-compatible input, this direct connection does not typically result in signal degradation. the clk and clk/2 signals operate at much higher frequency rates. and if they are directly connected to a destination lvttl-compatible input, they can exhibit distortion. for example, their waveforms can appear as though some shunt capacitance is present across the output load. this equivalent rc effect limits the highest frequency at which the sstl_3 outputs can be used. for these applications, the pecl outputs must be used instead. ics recommends traces le ss than 3 cm for all high-frequency signals. ICS1523 sstl_3 output vdd 150 ? 330 ? single lvttl load
video clock synthesizer with i 2 c programmable delay ICS1523 mds 1523 y 12 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com section 11 programming 11.1 industry-standard i 2 c serial bus: data format figure 11-1 ICS1523 data format for i 2 c 2-wire serial bus note: ? 1 - lower nibble of the i 2 c register automatically increments after ea ch successive data byte is written to or read from the ICS1523. ? 2 - upper nibble of the i 2 c register does not automatically increm ent, and the software must explicitly re-address the ICS1523. the software: ? must not just index 0 and then do all the i/o as one-byte transactions. ? must break the transactions into at least two separate bus transactions: (1) 00 to 08 (2) 10 to 12 write procedure for single register msb lsb s010011x0a a a device address register index data read procedure for single register msb lsb msb lsb s010011x0a as010011x1a a device address register index device address data repeat star t no acknow ledge write procedure for multiple registers (note 1) msb lsb s010011x0a a a a a device address register index data data read procedure for multiple registers (note 1) msb lsb msb lsb s010011x0a as010011x1a a a device address register index device address data data repeat start no acknow ledge legend all values are sent with the most-significant bit (msb) first and least-significant bit (lsb) last. r = read = 1 w = write = 0 s = start (sda goes low when scl was high, then scl goes low too) a = ack = acknowledge = 0 a = ack = no acknowledge = 1 x = bit value that equals logic state of sbadr pin. = (dashed line) multiple transactions bus master drives signal to ICS1523 ICS1523 (slave device) drives signal to bus master stop stop stop stop
video clock synthesizer with i 2 c programmable delay mds 1523 y 13 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 11.2 programming flow for modi fying pll and dpa settings begin determine horizontal total htotal program input control register reg0x0 typically = 41h (coast disabled, positive edge of hsync, internal feedback, func = regenerated hsync, pll lock status to lock (status) pin program dpa reg0x5 dpa resolution 0x5 = (value from note 8 table) dpa offset, 0x4:5~0 = 0 full s/w reset reg0xa = 5ah correct phase relationship? decrement charge pump current reg0x1:2~0 end program feedback divider reg0x2, reg0x3 internal feedback divider (0x3 & 0x2) = htotal - 8 program loop control register reg0x1 vco divider 0x1:5~4 = (maximum value where required output frequency * vcod < 500 mhz) typical charge pump current 0x1:2~0= 011b program output control reg0x6 enable the desired outputs program osc divider reg0x7 select desired input reg0x7:7 select osc divider value (if needed) increment dpa offset reg0x4 program internal filter reg0x4 select internal filter 0x4:7 = 1 yes yes no pll locked? lock pin or read 0x12:1 no
video clock synthesizer with i 2 c programmable delay ICS1523 mds 1523 y 14 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com section 12 timing diagrams figure 12-1 dpa operation dpa offset = clk period * (# of dpa elements selected [0x4:4~0] (# of dpa elements available)[0x5:1-0] table 12-1 dpa offset ranges using the dpa above 160 mhz is not recommended. set dpa_ os = 0 for speeds in excess of 160 mhz to bypass the dpa. the dpa resolution se lect register (0x5:0~1) is double-buffered. working registers are loaded only after a dpa software reset (0x8=xa) register 5 0x4:5-0 maximum dpa clock range in mhz 1~0 total # of dpa elements selected # of dpa elements min max 00 16 0f 48 160 01 32 1f 24 80 11 64 3f 12 40 hsync dpa offset when dpa_os [5-0] = 0 . . . one full speed clock period dpa offset when dpa_os [5-0] = 1 dpa offset when dpa_os [5-0] = 2 dpa offset when dpa_os [5-0] = max 1 unit of dpa delay 2 units of dpa delay maximum units of dpa delay fixed delay ? see figure 12-2 and figure 12-3 1 unit of dpa delay
video clock synthesizer with i 2 c programmable delay mds 1523 y 15 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 12.1 timing for 0x0:2=0 figure 12-2 0x0:2=0 timing diagram table 12-2 0x0:2=0 timing values symbol parameter minimum typical maximum units t2 hsync high to func high (dpa offset = 0) t8 + t3 ns t3 hsync high to pecl clk+ high (dpa offset = 0) -7 -ns t4 pecl clock low to sstl_3 clock low delay 00.20.6ns t5 pecl clock low to func high delay 0.6 1.0 1.6 ns t6 pecl clock low to pecl/2 high clock 0.6 1.0 1.6 ns t7 pecl clock low to sstl_3 clk/2 delay 0.4 0.9 1.2 ns t8 pecl clock high time - 0.5 - ui
video clock synthesizer with i 2 c programmable delay ICS1523 mds 1523 y 16 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com 12.2 timing for 0x0:2=1 figure 12-3 0x0:2=1 timing diagram table 12-3 0x0:2=1 timing values symbol parameter minimum typical maximum units t2 hsync low to func high delay t8 + t3 ns t3 hsync low to pecl clk+ high delay (dpa offset = 0) -10 -ns t4 pecl clock to sstl_3 clock delay 0 0.2 0.6 ns t5 pecl clock to func delay 0.6 1.0 1.6 ns t6 pecl clock to pecl/2 clock 0.6 1.0 1.6 ns t7 pecl clock to sstl_3 clk/2 delay 0.4 0.9 1.2 ns t8 pecl clock high time - 0.5 - ui
video clock synthesizer with i 2 c programmable delay mds 1523 y 17 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 12.3 hsync to ref timing figure 12-4 hsync to ref timing diagram table 12-4 hsync to ref timing diagram 12.4 clk/2 timing for odd a nd even feedback divider figure 12-5 clk/2: even versus odd for simplicity, the waveforms drawn show only the identical pecl clk/ 2+ and the sstl_3 clk/2 signals. clk/2- is the compliment of the clk/2+ signal. note that regardless of the clk\2 phas e at the assertion of func, the clo cks always have the sa me phase at the fall of func, regardless of 0x2 symbol parameter minimum typical maximum units t 0 hsync low to ref delay 6 7.5 8.5 ns t 1 hsync high to ref delay 3.5 4.3 6 ns ref hsync t 0 reg0:2 = 1 ref hsync t1 reg0:2 = 0 t1 t0 func clk/2 even - reg2:0=0 clk/2 odd - reg2:0=1
video clock synthesizer with i 2 c programmable delay ICS1523 mds 1523 y 18 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com section 13 ac/dc operating conditions 13.1 absolute maximum ratings table 13-1 lists absolute maximum ratings for the ICS1523. stresses above these ratings can cause permanent damage to the device. these ratings, which are standard values for ics commercially rated parts, are stress ratings only. functional operation of th e ICS1523 at these or any other conditions above those indicated in the operational sections of the specifications is not implie d. exposure to absolute maximum rating conditions for extended periods can af fect product reliability. electrical paramete rs are guaranteed only over the recommended operating temperature range. table 13-1 ICS1523 absolute maximum ratings note: measured with respect to vss. during normal operations, the vdd supply voltage for the ICS1523 must remain within the recommended operating conditions. table 13-2 environmental conditions table 13-3 dc characteristics table 13-4 ac characteristics parameter min. typ. max. units ambient operating temperature 0 ? +70 c power supply voltage +3.0 +3.3 +3.6 v parameter symbol conditions min. max. units digital supply current iddd vddd=3.6v - 25 ma output driver supply current iddq vddd=3.6v no drivers enabled -6ma analog supply current idda vdda=3.6v - 5 ma parameter symbol min. max. units notes ac inputs hsync input frequency f hsync 15.734 10,000 khz 0x7:7=1 osc input frequency f osc 0.05 100 mhz 0x7:7=0 pden input frequency f pden 30 120 hz internal vco frequency f vco 100 500 mhz typical lock time t lock 20 ms item rating vdd, vdda, vddq (measured to vss) 4.3 v digital inputs vss ?0.3 v to 5.5 v analog outputs vssa ?0.3 v to vdda +0.3 v digital outputs vssq ?0.3 v to vddq +0.3 v storage temperature ?65c to +150c junction temperature 125c soldering temperature 260c esd susceptibility* > 2 kv (*electrostatic-sensitive devices. do not open or handle except in a static-free workstation.)
video clock synthesizer with i 2 c programmable delay mds 1523 y 19 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 note 1- v ol must not fall below the level given so that the correct value for iout can be maintained. note 2- measured at 135mhz, 3.6 vdc, 0 o c, 20 pf, with 75 ? termination note 3- measured at 135mhz, 3.6 vdc, 0 o c, 20 pf, unterminated analog input (hsync) input high voltage v ih 1.7 5.5 v input low voltage v il vss - 0.3 1.1 v digital inputs (sda, scl, extfb, osc, i 2 caddr) input high voltage v ih 25.5v input low voltage v il vss - 0.3 0.8 v input hysteresis - 0.2 0.6 v por threshold - vss 1.8 v voltage that resets register values sda digital output sda output low voltage v ol 0.4 v iout = 3ma sda output high voltage v oh 6.0 v determined by external rset resistor pecl outputs (clk+, clk-, clk/2+, clk/2-) output high voltage v oh -vddv iout=0 maximum output frequency f p max - 250 mhz vddd = 3.3 v output low voltage * v ol 1.0 - v iout = programmed value 1 duty cycle p dc 45 55 % 2 transition time - rise t pr -1.0ns 2 transition time - fall t pf -1.2ns 2 sstl_3 outputs (clk, cl k/2, func, lock/ref) output resistance r o -80 ? 1 v < v o < 2 v maximum output frequency f s max - 150 mhz vddd = 3.3 v duty cycle s dc 45 55 % 3 clock and func transition time - rise t cr -1.6ns 3 clock and func transition time - fall t cf -1.0ns 3 lock/ref transition time - rise t lr -3.0ns 3 lock/ref transition time - fall t lf -2.0ns 3 parameter symbol min. max. units notes
video clock synthesizer with i 2 c programmable delay ICS1523 mds 1523 y 20 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com table 13-5 thermal characteristics parameter symbol conditions min. typ. max. units thermal resistance junction to ambient ja still air 67 c/w ja 1 m/s air flow 56 c/w ja 3 m/s air flow 51 c/w thermal resistance junction to case jc 25 c/w
video clock synthesizer with i 2 c programmable delay mds 1523 y 21 revision 110905 integrated circuit systems 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ICS1523 section 14 package dimensions figure 14-1 physical dimensions for ICS1523 section 15 ordering information note: ?lf? denotes pb (lead) free package. while the information presented herein has been checked for both accuracy and reliability, integrat ed circuit systems, incorporated (ics) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. no other circuits, patents, or licenses are implied. this product is intended for use in normal commercial applications. any other applications such as those requiring extended temperature range, high reliability, or ot her extraordinary environmental requirements are not recommended wi thout additional processing by ics. ics reserves the right to chan ge any circuitry or specifications without notice. ics does not authorize or warrant any ics product for use in life support devices or critical medical instruments l .008 0.029 typ. 0.018 0.296 0.005 0.047r pin 1 5 deg. typ. 5 deg. typ. 5 0.328 0.010 0.406 0.010 0.015 x 45 deg. 0.020 0.010 5 deg typ. 0.092 0.005 0.041 0.003 0.050 pitch typ. 0.008 0.006 0.101 0.010 24-pin soic (300 mil wide body) part / order number marking package shipping package temperature ICS1523 m ICS1523 m 24-pin soic tubes 0 to 70 c ICS1523 mt ICS1523 m 24-pin soic tape and reel 0 to 70 c ICS1523 mlf ICS1523 mlf 24-pin soic tubes 0 to 70 c ICS1523 mlft ICS1523 mlf 24-pin soic tape and reel 0 to 70 c

▲Up To Search▲

Price & Availability of ICS1523

	To Download ICS1523 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .